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UMR5668, F-69342, Lyon, France
† Georgia Institute of Technology, Atlanta, GA, USA
‡ Argonne National Laboratory, USA
§ University Tennessee Knoxville, USA
Un modèle de perfomance pour exécuter des
graphes de tâches sur des architectures à mémoire
haute performance
Résumé : Ce travail présente un modèle de performance réaliste pour
exécuter des workflows scientifiques sur des architectures ayant des mémoires
à bande passante élevée, comme par exemple Intel Knights Landing. Nous
fournissons une analyse détaillée du temps d’exécution sur ces plates-formes,
en tenant compte des transferts depuis deux mémoires (rapide et lente), et
leur recouvrement avec les calculs. Nous introduisons plusieurs stratégies
d’ordonnancement et de placement mémoire: non seulement les tâches doivent
être assignées aux ressources de calcul, mais il faut aussi décider quelle frac-
tion des données d’entrée et de sortie va résider en mémoire rapide, alors
que le reste sera en mémoire lente. Des simulations approfondies nous per-
mettent d’évaluer l’impact des stratégies de placement sur la performance.
Nous menons également des expériences réelles pour un noyau de Gauss-
Seidel 1D simple, afin d’évaluer la précision du modèle. Nous démontrons
ainsi l’importance d’une gestion fine de la mémoire sur les systèmes avec
double mémoire.
Mots-clés : modèle de performance, graphe de tâches, ordonnancement,
placement de données, hiérarchie mémoire, architecture massivement par-
allèle, mémoire haute performance.
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1 Introduction
Recently, many TOP500 supercomputers [1] use many-core architectures to
increase their processing capabilities, such as the Intel Knights Landing [2]
or some custom many-core architectures [3, 4]. Among these many-core
architectures, some systems add a new level in the memory hierarchy: a byte-
addressable high-bandwidth, on-package memory. One of the first widely
available systems to exhibit this kind of new memory is Intel’s Knights
Landing [2, 5, 6]. Its on-package memory (called Multi-Channel Dynamic
Random Access Memory, or MCDRAM) of 16GB has a bandwidth five times
larger than the classic DDR (Double Data Rate) memory. At boot, a user
can decide to use this on-package memory in three modes:
Cache mode: In cache mode, MCDRAM is used by the hardware as a large
last-level direct-mapped cache. In this configuration, cache misses are
very expensive, indeed all data will follow the path DDR→ MCDRAM→
L2 caches.
Flat mode: In flat mode, the MCDRAM is manually managed by program-
mers. It is a new fast addressable space exposed as a NUMA node to
the OS.
Hybrid mode: This mode mixes both previous modes. A configurable
ratio of the memory is used in cache mode, the other part is configured
in flat mode.
While Intel promotes the cache mode, the flat mode could be more interest-
ing in some cases. The goal of this work is to demonstrate, theoretically and
experimentally, that flat mode can obtain better performance with partic-
ular workloads (for instance, bandwidth-bound applications). Unlike GPU
and classic out-of-core models, with high-bandwidth memory systems, there
is no need to transfer the whole data needed for computations into the on-
package memory before execution, and then to transfer back the data to
the DDR after the computation. An application can start its computations
using data residing in both memories at the same time.
We build a detailed performance model accounting for the new dual-
memory system and the associated constraints. We focus our study on
scientific workflows and provide a detailed analysis of the execution time
on such platforms, taking into account transfers from both fast and slow
memory, and their overlap with computations. The problem can be stated
as follows: given (i) an application represented as directed acyclic graph
(DAG), and (ii) a many-core platform with P identical processors sharing
two memories, a large slow memory and a small fast memory, how to sched-
ule this DAG (which processor executes which task and in which order) and
to find a memory mapping (which data should reside in which memory) in
order to minimize the total execution time, or makespan.
Our major contributions are the following:
• We build a detailed performance model to analyze the execution of
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workflows on high-bandwidth systems and design several scheduling
and mapping strategies.
• We conduct extensive simulations to assess the impact of these strate-
gies on performance.
• We conduct actual experiments for a simple 1D Gauss-Seidel kernel,
which establish the accuracy of the model and further demonstrate
the importance of a tuned memory management.
The rest of the paper is organized as follows. Section 2 provides an
overview of related work. Section 3 is devoted to formally defining the
performance model with all its parameters, as well as the target architec-
ture. Section 4 discusses the complexity of a particular problem instance,
namely linear workflows. Mapping and scheduling heuristics are introduced
in Section 5, and evaluated through simulations in Section 6. The experi-
ments with the 1D Gauss-Seidel kernel are reported in Section 7. Finally,
Section 8 provides final remarks and hints for future work.
2 Related work
Deep memory architectures only became widely available in the last couple
of years, and studies focusing on them are rare. Furthermore, as vendors rec-
ommend to make use of them as another level of hardware-managed cache,
few works make the case for explicit management of these memories. Among
existing ones, two major trends can be identified: studies are either arguing
for data placement or for data migration.
Data placement [7] addresses the issue of distributing data among all
available memories only once, usually at allocation time. Several efforts in
this direction aim at simplifying the APIs available for placement, similarly
to work on general NUMA architectures: memkind [8], the Simplified Inter-
face for Complex Memory [9] and Hexe [10]. These libraries provide applica-
tions with intent-based allocation policies, letting users specify bandwidth-
bound data or latency-sensitive data for example. Other works [11, 12] focus
instead on tracing the application behavior to optimize data placement on
later runs.
Data migration addresses the issue of moving data dynamically across
memories during the execution of the application. Preliminary work [13] on
this approach showcased that performance of a simple stencil benchmark
could be improved by migration, using a scheme similar to out-of-core algo-
rithms, when the compute-density of the application kernel is high enough to
provide compute/migration overlapping. Closer to the focus of this paper,
another study [14] discussed a runtime method to schedule tasks with data
dependencies on a deep memory platform. Unfortunately, the scheduling al-
gorithm is limited to only scheduling a task after all its input data has been
moved to faster memory. Also, no theoretical analysis of this scheduling
RR n° 9165
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heuristic was performed.
We should also mention the more general field of heterogeneous com-
puting, usually focusing on CPU-GPU architectures. Until recently, these
architectures were limited to separated memories: to schedule a task on a
GPU, one had to move all of its data to GPU memory. Task scheduling for
such architectures is a more popular research area [15, 16, 17, 18]. Unfortu-
nately, the scheduling heuristics for this framework are poorly applicable to
our case, because we can schedule tasks without moving data first. More re-
cent GPU architectures support accessing main memory (DDR) from GPU
code, for example using unified memory since CUDA 6 [19, 20]. Unfortu-
nately, to the best of our knowledge, there is not yet any comprehensive
study that addresses memory movement and task scheduling for these new
GPUs from a performance-model standpoint.
3 Model
This section details all the components of the performance model: archi-
tecture in Section 3.1, application in Section 3.2, scheduling constraints in
Section 3.3, execution time in Section 3.4, and optimization objective in
Section 3.5.
3.1 Architecture
We consider a deep-memory many-core architecture with two main mem-
ories: a large slow-bandwidth memory Ms, and a small high-bandwidth
memory Mf . This two-unit memory system models that of the Xeon Phi
Knight Landing (KNL) architecture [2, 6].
Let Ss denote the size, and βs the bandwidth, of the memory Ms. We
express memory size in terms of the number of data blocks that can be
stored. A data block is any unit convenient to describe the application,
bytes or words etc. Accordingly, bandwidths are expressed in data blocks
per second. Similarly, let Sf denote the size, and βf the bandwidth, of the
memory Mf .
Both memories have access to the same P identical processing units,
called processors in the following. Each processor computes at speed s.
Figure 1 illustrates this architecture, where the fast Multi-Channel DRAM
(MCDRAM) corresponds to Mf , and the slow Double Data Rate (DDR)
memory corresponds to Ms.
3.2 Application
The target application is a scientific workflow represented by a directed
acyclic graph G = (V,E). Nodes in the graph are computation tasks
and edges are dependencies among these computation tasks. Let V =
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Figure 1: Target memory hierarchy.
{v1, . . . , vn} be the set of tasks. Let E ⊆ V 2 be the set of edges: if
(vi, vj) ∈ E, it means that task vi must complete its execution before vj
can start. Each task vi ∈ V is weighted with the number of computing
operations needed, wi. Each edge (vi, vj) ∈ E is weighted with the num-
ber of data blocks shared between tasks vi and vj : let ei,j be the number
of shared (i.e., read or write) data blocks between vi and vj . We consider
disjoint blocks, hence each ei,j is specific to the task pair (vi, vj). For each
task, input edges represent data blocks that are read and output edges data
blocks that are written. Hence, in the example of Figure 2, task v2 reads
e1,2 blocks and writes e2,3 blocks.
We define succ(vi) = {vk | (vi, vk) ∈ E} (resp. pred(vi) = {vk | (vk, vi) ∈
E}) to be the successors (resp. predecessors) of task vi ∈ V . Note that, if G
has multiple entry nodes (i.e., nodes without any predecessor), then we add
a dummy node v0 to G. We set w0 = 0 and v0 has no predecessor. Finally,
v0 is connected with edges representing the initial input to each entry node
of G.
3.3 Scheduling constraints
Data blocks. At schedule time, we have to choose from which memory
data blocks will be read and written. We define a variable for each edge, efi,j ,
which represents the number of data blocks into the fast memory Mf . Sym-
metrically, let esi,j be for each edge the number of data blocks into the slow
memory Ms, defined as e
s
i,j = ei,j − efi,j .




j,i, the total number of blocks read from






i,j , the total number








Figure 2: Simple DAG example.
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Figure 3: Events with two tasks.
define insi and out
s
i .
Events In order to compute the execution time and to express scheduling
constraints, we define two events {σ1(i), σ2(i)}, for each task vi. These
events are time-steps that define the starting time and the ending time for
each task. With n tasks, there are at most 2n such time-steps (this is an
upper bound since some events may coincide). A chunk is a period of time
between two consecutive events. We denote by chunk k the period of time
between events tk and tk+1, with 1 ≤ k ≤ 2n−1. Let tσ1(i) be the beginning
and tσ2(i) be the end of task vi (see Figure 3). Let S
(k)
f be the number of blocs
allocated into the fast memory Mf during chunk k. At the beginning, no
blocks are allocated, hence we set S
(0)
f = 0. At the start of a new chunk k,




f and then we update this value depending
upon the events of starting or ending a task. For task vi, we consider two
events (see Figure 3):
• At time-step tσ1(i): Before vi begins its execution, the schedule decides
which output blocks will be written in fast memory, hence what is the





i ≤ Sf . Thus at time-step tσ1(i), out
f
i blocks are reserved







• At time-step tσ2(i): After computation, we want to evict useless blocks.
Since we have disjoint blocks, all read blocks in fast memory are useless






i . We do not need to
transfer these blocks to Ms thanks to the disjoint blocks assumption.
To ensure that a task vi starts only if all of its predecessors have finished,
we enforce the following constraint:
∀(vi, vj) ∈ E, tσ2(i) ≤ tσ1(j). (1)
Also, we have to ensure that, at any time, the number of blocks allocated
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in the fast memory Mf does not exceed Sf :
∀1 ≤ k ≤ 2n− 1, S(k)f ≤ Sf . (2)
Finally, we must ensure that no more than P tasks are executing in
parallel (no more than one task per processor at any time), and accordingly
bound the number of executing tasks at each time-step t:∣∣ {vi | tσ1(i) ≤ t < tσ2(i)} ∣∣ ≤ P. (3)
We have at most 2n events in total, and we have to define a processing
order on these events in order to allocate and free memory. We sort the
events by non-decreasing date. If two different types of events, namely σ1(i)
and σ2(j), happen simultaneously (tσ1(i) = tσ2(j)), then we process σ2(j)
first.
3.4 Execution time
We aim at deriving a realistic model where communications overlap with
computations, which is the case in most state-of-the-art multi-threaded en-
vironments. We envision a scenario where communications from both mem-
ories are uniformly distributed across the whole execution time of each task,
meaning that an amount of communication volume from either memory pro-
portional to the execution progress will take place during each chunk, i.e.,
in between two consecutive events, as explained below.
We aim at providing a formula for w
(k)
i , the number of operations exe-
cuted by task vi during chunk k, i.e., between time-steps tk and tk+1. If the
task vi does not compute at chunk k, then w
(k)
i = 0. Otherwise, we have to
express three quantities: (i) computations; (ii) communications from and to
fast memory Mf ; and (iii) communications from and to slow memory Ms.
We assume that the available bandwidths βf and βs are equally partitioned





the available bandwidth during chunk k for memory Mf (resp. Ms) for each




s ) be the set of tasks
that perform operations using the fast (resp. slow) memory bandwidth.











Computations are expressed as the number of operations divided by the




s for vi. The task vi needs to read
or write infi + out
f
i blocks in total at speed β
(k)
f . We want to express the
communication time between tk and tk+1 also in terms of w
(k)
i . The number






. The communication time is obtained by multiplying
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this ratio by the number of operations done during this chunk, w
(k)
i , and by
dividing it by the available bandwidth.
Since each task can perform communications and compute in parallel,
we are limited by one bottleneck out of three, either computations, or com-
munications from Mf , or communications from Ms. Hence, for each chunk



























≤ tk+1 − tk. (6)
Note that a more conservative (and less realistic model) would assume no



























≤ tk+1 − tk. (7)
An important assumption is made here: we assume that the number of





s does not depend upon the data scheduling (either
into fast or slow memory).


















Finally, we need to compute the time-step tk+1 for the beginning of the
next chunk. First, we express the time E
(k)
i for a task i to finish its execution
if there are no events after tk. We call this time the estimated execution time,
since we do not know whether there will be an event that could modify
available bandwidths and change progress rate for the execution of the task:
E
(k)
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Note that the task that achieves the minimum is not impacted by any
event and completes its execution at time-step tk+1. We point out that de-
spite the simplifications we made, we still have a complicated model to com-
pute execution time. This is because the partitioning of input and output
data of each task into fast and slow memory has an impact on the execution
of many other tasks, at is imposes constraints on available bandwidth for
both memories and remaining space in the fast memory.
There remains to ensure that all tasks perform all their operations and





i = wi. (11)
Indeed, Equation (8) guarantees that the communications corresponding to
an amount of work w
(k)
i can effectively be done during chunk k. This is
because we assume that communications from both memories are uniformly
distributed during execution time. Therefore, Equation (11) is enough to







infi be the num-
ber of read operations performed at chunk k by vi from Mf . We have the








Thanks to Equation (11), we ensure that the previous constraint is respected.
We have the same type of constraints on insi , out
f
i , and out
s
i . Finally, to





Given an acyclic directed graph G = (V,E), our goal is to find a task
memory mapping between the small high-bandwidth memory and the large
slow-bandwidth memory, in order to minimize the time to execute the critical
path of G. More formally:
Definition 1 (MemDag). Given an acyclic graph G = (V,E) and a plat-
form with P identical processors sharing a two-level memory hierarchy, a
large slow-bandwidth memory Ms and a small high-bandwidth memory Mf ,
find a memory mapping X = {efi,j}(vi,vj)∈E and a schedule {tσ1(i), tσ2(i)}vi∈V
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4 Complexity for linear chains
Clearly, MemDag is NP-complete in the strong sense. To see this, remove
memory size constraints and assume to have an unlimited fast memory with
infinite bandwidth: we now have the classical scheduling problem with n =
3P independent tasks to be mapped on P processors, which is equivalent to
the 3-partition problem [21]. Since the problem is NP-hard for independent
tasks, deriving complexity results for special classes of dependence graphs
seems out of reach.
Still, we have partial results for workflows whose graph is a linear chain,
as detailed hereafter. Consider a linear chain of tasks
v1
e1,2→ v2 → · · · → vi
ei,i+1→ vi+1 → · · · → vn
and let e0,1 denote the input size, and en,n+1 the output size. Due to the
dependences, each task executes in sequence. Partitioning ei,i+1 = e
s
i,i+1 +











i,i+1 for 0 ≤ i ≤ n
wi










≤ mi for 1 ≤ i ≤ n
efi−1,i + e
f
i,i+1 ≤ Sf for 1 ≤ i ≤ n
(14)
Equation (14) captures all the constraints for the problem. There are





course, we can replace one of the latter values, say esi,i+1, by ei,i+1 − efi,i+1,
so there are only 2n + 1 unknowns, but the linear program reads better in
the above form.
To solve Equation (14), we look for integer values, so we have an ILP (In-
teger Linear Program). We attempted to design several greedy algorithms
to solve Equation (14) but failed to come up with a polynomial-time algo-
rithm for an exact solution. We also point out that is not difficult to derive a
pseudo-polynomial dynamic programming algorithm to solve Equation (14),
using the size Sf of the fast memory as a parameter of the algorithm. Fur-
thermore, on the practical side, we can solve Equation (14) as a linear pro-
gram with rational unknowns, and round up the solution to derive a feasible
schedule.
Still, the complexity of the problem for linear workflows remains open.
At the very least, this negative outcome for a very simple problem instance,
fully evidences the complexity of MemDag.
RR n° 9165
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5 Heuristics
Since MemDag is NP-complete, we derive polynomial-time heuristics to
tackle this challenging problem. We have two types of heuristics: (i) proces-
sor allocation heuristics that compute a schedule S, defined as a mapping
and ordering on the tasks onto the processors; and (ii) memory mapping
heuristics that compute a memory mapping X = {efi,j | (vi, vj) ∈ E}. Re-
call that, when a task finishes its execution, the memory used is released.
Therefore, memory mapping is strongly impacted by the scheduling deci-
sions. We aim at designing heuristics that consider both aspects and aim at
minimizing the global makespan T .
We introduce the general algorithm that computes the makespan ac-
cording to scheduling and memory mapping policies in Section 5.1, then we
present scheduling policies in Section 5.2 and memory mapping policies in
Section 5.3.
5.1 Makespan heuristics
We outline the algorithm to compute the makespan of a task graph according
to (i) a processor scheduling policy called ϕ, and (ii) a memory mapping
policy called τ . Let L(k) be the list of ready tasks at time-step k. A task
is called ready when all of its predecessors have completed their execution.
The scheduling policy ϕ sorts the list of tasks L(k) according to its priority
criterion, so that the task in first position in L(k) will be scheduled first. The
memory mapping policy τ returns the number of blocks in fast memory for
each successor of a task, according to the size of the fast memory available
for this chunk, namely Sf − S(k)f . In other words, τ(vi) returns all e
f
i,j with
vj ∈ succ(vi). Algorithm 1 computes the makespan of a task graph G, given
a number of processors P, a fast memory of size Sf and two policies, ϕ
for processors and τ for the memory. The scheduling algorithm is based
on a modified version of the list scheduling algorithm [22]. The idea of list
scheduling is to build, at each time-step k, an ordered list L(k) of tasks that
are ready to be executed. Then, the algorithm greedily chooses the first
task in the list if one resource is available at this time-step, and so on. The
key of list scheduling algorithms lies in the sorting function used to keep the
ordered list L(k). We detail several variants below in Section 5.2. Since we
have homogeneous computing resources, we do not need to define a function
that sorts computing resources, in order to use the most appropriate one.
We simply choose any computing resource available at time-step k.
We now detail the core of the algorithm. At Line 7, we iterate until the
list of tasks to execute is empty, so until the workflow G has been completely
executed. At Line 12, we sort the list of ready tasks at time-step k according
to the scheduling policy. First, at Line 9, we release processors for each task
ending at chunk k. At Line 13, we try to schedule all available tasks at
RR n° 9165
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time-step k and we choose the memory allocation for each task scheduled at
Line 16. At Line 20, we compute the set of tasks finishing at k + 1; recall
that E
(k)
i computes the estimated finishing time of task vi at chunk k (see
Equation 10). Finally, at Line 23, we compute the list of tasks ready to
execute at time-step k + 1.
Algorithm 1: Compute the makespan of G
1 procedure Makespan (G, ϕ, τ , Sf , P) begin
2 k ← 1 ;
3 S
(0)
f ← 0 ;
4 L(k) ← {vi s.t pred(vi) = 0} ; // Roots of G
5 p← P ; // Available processors
6 foreach vi ∈ V do σ1(i)← +∞ ; σ2(i)← +∞ ;













i ; // Release input blocks
11 p← p+ 1 ;
12 L(k) = ϕ(L(k)) ; // Sort tasks according scheduling policy
13 while p > 0 and L(k) 6= ∅ do
14 vi ← head(L(k)) ;
15 L(k) ← tail(L(k)) ;







i ; // Allocate output blocks
18 p← p− 1 ;





j ; // Finishing task
21 σ2(i)← k + 1;
22 tσ2(i) ← E
(k)
i ;
23 L(k+1) ← {vi | ∀vj ∈ pred(vi) s.t. σ2(j) ≤ k + 1 < σ1(i)} ; // Ready
tasks for next time-step




5.2 Scheduling policies ϕ
The function ϕ(L(k)) aims at sorting the list L(k) that contains the ready
tasks at step k, in order to decide which tasks should be scheduled first. We
define several scheduling policies to schedule tasks onto processors.
RR n° 9165
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Critical path The first heuristic, called Critical Path (CP), is derived
from the well-known algorithm HEFT (Heterogeneous Earliest Finish Time) [23].
The HEFT algorithm chooses the task with the highest critical path at each
step, and schedules this task to a processor that minimizes its earliest finish
time. In our model, we consider homogeneous processors, hence we select
the first available processor. We define the critical path CPi of task vi as the
maximum time to execute, without fast memory, any chain of tasks between












CP sorts the list of ready tasks according to their critical paths (in non-
increasing order of CPi).
Gain Graph With this heuristic, we aim at avoiding short-term decisions
that could lead to bad scheduling choices, by taking into consideration the
potential gain of using fast memory. To estimate the potential gain of a
node vi, we estimate the potential gain of the subgraph rooted at vi, called
Gi.
Definition 2 (Rooted subgraph). Let Gx = (Vx, Ex) be the subgraph rooted
at vx, with vx ∈ V . The set of vertices Vx ⊆ V contains all nodes in V
reachable from vx. An edge is in Ex ⊆ E if and only if both of its endpoints
are in Vx. Formally,
(vi, vj) ∈ Ex ⇔ vi ∈ Vx and vj ∈ Vx.





where Blf (Gi) is the makespan of Gi with an infinite number of proces-
sors and with an infinite fast memory, and Bls(Gi) is the makespan using
only slow memory. If gain(Gi) = 1, then Gi is compute bound and using fast
memory might not improve efficiently its execution time. The GG (Gain
Graph) heuristic sorts the list of tasks in non-decreasing order of potential
gains using fast memory gain(Gi).
5.3 Memory mapping policies τ
In addition to scheduling policies with function ϕ, we need to compute a
memory mapping for tasks ready to be scheduled. Recall that the function
τ(vi) aims at computing the amount of data in fast memory e
f
i,j for each
successor of vi. We propose below three heuristics returning a memory
mapping.
RR n° 9165
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MemCP and MemGG The idea behind these two heuristics is to greedily
give the maximum amount of memory to each successor of the task vi that
is going to be scheduled. The difference lies in the criterion used to order
the successors. The MemCP heuristic uses the critical path to choose which
successors to handle first (see Algorithm 2), while MemGG sorts the list of
successors in increasing order of their potential gains using fast memory.
Algorithm 2: Heuristic MemCP
1 procedure MemCP (vi) begin
2 Let U be the set of vi’s successors ordered by CPi ;
3 X ← ∅ ;
4 foreach j ∈ U do
5 efi,j ← min
(
Sf − S(k)f , ei,j
)
;








8 return X ;
MemFair The previous greedy heuristics MemCP and MemGG give as
much as possible to the first tasks according to their criterion. The idea
of MemFair is to greedily give data blocks in fast memory to the tasks,
according to their amount of computations, but accounting for other suc-
cessors. Recall that Sf − S(k)f is the number of blocks available at chunk k.
MemFair is spreading blocks from fast memory across the successors of
the scheduled tasks: each successor has at most a number of blocks equal
to Sf − S(k)f divided by the number of successors. Algorithm 3 details this
heuristic.
Algorithm 3: Heuristic MemFair
1 procedure MemFair (vi) begin
2 Let U be the set of vi’s successors ordered by wi ;
3 X ← ∅ ;
4 foreach j ∈ U do
















8 return X ;
Altogether, by combining two heuristics for processor scheduling and
three heuristics for memory mapping, we obtain a total of six heuristics.
RR n° 9165
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5.4 Baseline heuristics
For comparison and evaluation purposes, we define three different baseline
heuristics for memory mapping.
CP +NoFast and CP +InfFast NoFast considers that no fast memory
is available, while InfFast uses a fast memory of infinite size (but still with
a finite bandwidth βf ).
CP +CcMode This baseline heuristic is more complicated. Recall that
our target architecture is the Xeon Phi KNL, which proposes two principal
modes to manage the fast memory: the cache mode and the flat mode [6]. In
the cache mode, the fast memory is managed by the system as a large cache.
Our memory mapping heuristic CcMode aims at imitating the KNL cache
mode behavior. In CcMode, we divide the fast memory into P slices, where
P is the total number of processors, and each processor has only access to
its own slice into the fast memory. When a node vi is scheduled onto a
processor, all its output blocks are allocated, if possible, into fast memory.
If the slice into fast memory is to small to contain the output blocks of each
successor, we consider the successors in non-decreasing index order (vj−1 is
handled before vj). CcMode aims at providing a more realistic comparison
baseline than NoFast.
6 Simulations
To assess the efficiency of the heuristics defined in Section 5, we have con-
ducted extensive simulations. Simulation settings are discussed in Sec-
tion 6.1, and results are presented in Section 6.2. The simulator is pub-
licly available at https://perso.ens-lyon.fr/loic.pottier/archives/
simu-deepmemory.zip so that interested readers can instantiate their pre-
ferred scenarios and repeat the same simulations for reproducibility purpose.
6.1 Simulation settings
To evaluate the efficiency of the proposed heuristics, we conduct simulations
using parameters corresponding to those of the Xeon Phi Knights Landing
(KNL) architecture. Unless stated otherwise, the bandwidth of the slow
memory βs is set to 90 GB/s, while the fast memory is considered to be
five times faster at 450 GB/s [6]. The processor speed s is set to 1.4 GHz
(indeed the processor speed of KNL cores ranges from 1.3 to 1.5 with the
Turbo mode activated [2]). Finally, the size of the fast memory is set to 16
GB unless stated otherwise, and the slow memory is considered infinitely
large.
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To instantiate the simulations, we use random directed acyclic graphs
from the Standard Tasks Graphs (STG) set [25]. The STG set provides
180 randomly generated DAGs with different sizes ranging from 50 to 5000
nodes. We select two different sizes: 50, and 100 nodes. This leads us to
two sets of 180 same-size graphs. For these two sets, we further distinguish
between sparse and dense graphs. Recall that the density of a graph G =
(V,E) is defined as |E||V |(|V |−1) , hence the density is 0 for a graph without
edges and 1 for a complete graph. We consider two different subsets of each
set: (i) the 20 graphs, over the 180 available for each set, that exhibit the
lower densities and (ii) the 20 graphs with the higher densities in the set.
Finally, we need to set the number of computing operations wi for each
node vi in the DAG, and the number of data blocks ei,j (i.e., number of
bytes) on each edge. One of the key metrics in task graph scheduling with
multiple memory levels is the computation-to-communication ratio (CCR ).
In our framework, for a node vi and an edge ei,j , the CCR is the ratio of the
time required to compute wi operations, over the time required to transfer







We let the CCR vary in our experiments and instantiate the graphs as




and wmaxi = 10
6 flops: since the processor speed s is set to 1.4 GHz, it means
that the computing part of each node is comprised between 10−3 and 10−5










To evaluate the heuristics, we execute each heuristic 50 times with different
random weights on the 20 graphs from each STG subset, hence each point
is the average of 1000 executions. Then, we compute the average makespan
over all the runs. All makespans are normalized with the baseline without
fast memory CP +NoFast. The standard deviation is represented as error
bars. We study the impact of the number of processors, the size of fast
memory, and the fast memory bandwidth, by varying these parameters in
the simulations.
6.2.1 Impact of the number of processors
Sparse case. Figure 4a presents the normalized makespan of graphs of 50
nodes, and with 1GB fast memory, when we vary the CCR from 0.1 to 10
and the number of processors from 8 to 64 with the scheduling policy CP
combined with each memory mapping. Figure 4b presents the same results
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but for the scheduling policy GG. All heuristics exhibit good performance in
comparison to the two baselines CP +NoFast and CP +CcMode, but only
GG +MemFair and CP +MemFair clearly outperform other heuristics
with an average gain around 50% over the baseline CP +NoFast. CP and
GG present similar trends, the difference between heuristics performance
lies in the memory mapping. With the approaches MemCP and MemGG,
we give the maximum number of blocks possible to the successors (according
to the heuristic rules). Several nodes might be strongly accelerated but likely
at the expense of other nodes in the graph. On the contrary, MemFair aims
at giving a fair amount of fast memory to each successor of the scheduled
task. As a result, the usage of fast memory is more balanced across tasks in
the graph than for mappings produced by MemCP and MemGG.
When the CCR decreases, the number of data blocks on the edges in-
creases, and the graph no longer fits into fast memory. On the contrary,
when the CCR increases, the number of data blocks on the edges decreases,
so that the graph fits, at some point, into the fast memory, but then com-
putations become the bottleneck, and the benefits of the high-bandwidth
memory are less important. For small values of P , we observe that MemCP
and MemGG show almost the same behavior with noticeable improvements
over the case without fast memory NoFast, but are close to the cache mode
CcMode. When the number of processors increases, the performance of
CcMode decreases, mainly because when P increases, the size of each fast
memory slice decreases.
P= 32 P= 64
P= 8 P= 16
0.1 0.2 0.5 1 2 5 10 0.1 0.2 0.5 1 2 5 10





































P= 32 P= 64
P= 8 P= 16
0.1 0.2 0.5 1 2 5 10 0.1 0.2 0.5 1 2 5 10





































Figure 4: Impact of the number of processors with 50 nodes and Sf = 1GB
fast memory for CP and GG scheduling heuristics, and for the sparse case.
Figure 5 presents the normalized makespan of graphs with 100 nodes,
and with 1GB fast memory, when we vary the CCR from 0.1 to 10 and the
number of processors from 8 to 64.The results are similar to the case with
50 nodes (see the Figure 4), the impact of the size of graphs is not strong,
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mainly because the performance are strongly linked to the CCR .
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Figure 5: Impact of the number of processors with 100 nodes and Sf = 1GB
fast memory for CP and GG scheduling heuristics, and for the sparse case.
Dense case. Figure 6a presents the normalized makespan of dense graphs
of 50 nodes, and with 1GB fast memory, when we vary the CCR from 0.1 to
10 and the number of processors from 8 to 64.Compared to the sparse case
(see Figure 4) all heuristics shows degraded performance, mainly due to the
fact that dense graphs are larger than sparse graphs, in terms of memory
usage. But, global performance are very good, with an average gain around
50% for the best combination.
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Figure 6: Impact of the number of processors with 50 nodes and Sf = 1GB
fast memory for CP and GG scheduling heuristics, and for dense case.
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6.2.2 Impact of fast memory size
Sparse case. Figure 7 presents the results for graphs with 50 nodes, with
8 processors when we vary the fast memory size and the CCR. As always,
we vary the CCR from 0.1 to 10 and the size of fast memory from 200MB to
16GB. Recall that, the fast memory bandwidth is set to 450 GB/s (five times
faster). Both scheduling heuristics CP and GG show similar performance.
Clearly, when the size of the memory is increasing, the global performance of
heuristics converges to the baseline CP +InfFast. All proposed heuristics
perform better than the cache mode CcMode, and MemFair outperforms
other memory mappings with an average gain around 25%, when the size
of fast memory is small enough so that all data do not fit in fast memory.
We observe that the CCR for which all heuristics reach the lower baseline
InfFast decreases when the fast memory size increases.
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Figure 7: Impact of fast memory size with 50 nodes and 8 processors for
CP and GG scheduling heuristics, and for the sparse case.
Figure 8 presents the normalized makespan of graphs with 100 nodes,
and with 1GB fast memory, when we vary the CCR from 0.1 to 10 and the
number of processors from 8 to 64. The results with 100 nodes are similar to
the results with 50 nodes, the memory mapping MemFair performs better
with 100 nodes.
6.2.3 Impact of fast memory bandwidth
Sparse case. Figure 9 presents the results for graphs with 50 nodes, with
8 processors and 1GB fast memory. The bandwidth of the fast memory
is ranging from 2 times up to 16 times the slow memory bandwidth. Both
scheduling heuristics CP and GG exhibit similar performance when we vary
the fast memory bandwidth. We observe that for small bandwidths, the
memory mapping MemFair outperforms the baseline InfFast. Recall that
the fast memory bandwidth is the same for every memory heuristic, so
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Figure 8: Impact of fast memory size with 100 nodes and 8 processors for
CP and GG scheduling heuristics, and for the sparse case.
InfFast has a infinite fast memory with a finite bandwidth. When the
bandwidth is too small compared to the slow memory bandwidth, saturating
the fast memory leads to decreased performance because the fast memory
bandwidth is shared by the number of tasks concurrently trying to gain
access to it.
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Figure 9: Impact of fast memory bandwidth with 50 nodes, 8 processors,
and Sf = 1GB for CP and GG scheduling heuristics, and for the sparse
case.
Figure 10 presents the results for graphs with 100 nodes, with 8 proces-
sors and 1GB fast memory. The bandwidth of the fast memory is ranging
from 2 times up to 16 times the slow memory bandwidth. Results with 100
nodes and with 50 nodes present similar trends, the key point is when the
CCR increases the graph no longer fits into the fast memory memory
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Figure 10: Impact of fast memory bandwidth with 100 nodes, 8 processors,
and Sf = 1GB for CP and GG scheduling heuristics, and for the sparse
case.
Dense case. Figure 11 presents the results for dense graphs with 50 nodes,
with 8 processors and 1GB fast memory. The bandwidth of the fast memory
is ranging from 2 times up to 16 times the slow memory bandwidth. We
observe similar trends between dense and sparse case, when the CCR in-
creases the performance of all heuristics increase as well. The combinations
with MemFair perform the best, with an average gain around 50%.
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Figure 11: Impact of fast memory bandwidth with 50 nodes, 8 processors,
and Sf = 1GB for CP and GG scheduling heuristics, and for the dense case.
6.2.4 Summary
All heuristics are very efficient compared the baseline without fast memory.
But only two combinations, CP +MemFair and GG +MemFair clearly
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outperform the baseline CP +CcMode. Recall that CcMode aims at
imitating KNL’s behavior when the system manages the fast memory as
a cache. Therefore, obtaining better performance than this mode demon-
strates the importance of a fine-tuned memory management when dealing
with deep-memory architectures.
7 Experiments
In this section, we assess the accuracy of the model by running both simula-
tions and actual experiments for a unidimensional (1D) Gauss-Seidel compu-
tational kernel, using data movement between the slow and fast memories.
We detail experimental settings in Section 7.1, and present results in Sec-
tion 7.2. The code is available at https://gitlab.com/perarnau/knl/.
7.1 Experimental settings
Application data is partitioned into rectangular tiles, and iteratively up-
dated as shown in Algorithm 4, where Tileti denotes tile i at iteration t.
Algorithm 4: 1D Gauss-Seidel algorithm
1 procedure 1D-GS(array) begin
2 for t = 1 to . . . do
3 for i = 1 to . . . do









At each step of the procedure 1D-GS, Tileti is computed as a some
combination of three tiles: (i) Tileti−1, its left neighbor that has just been
updated at iteration t; (ii) Tilet−1i , its current value from iteration t−1; and
(iii) Tilet−1i+1, its right neighbor from iteration t − 1. Each tile is extended
with phantom borders whose size depends upon the updating mask of the
Gauss-Seidel kernel (usually we need one or two columns on each vertical
border), so that each tile works on a single file of size m.
Our model currently does not allow for data movements between the
slow and fast memories, so we decompose the update of each tile Tileti into
three sequential tasks: (i) task Rti transfers the tile from slow memory to
fast memory; (ii) task Cti computes the tile in fast memory; and (iii) task
Wti writes the updated tile back into slow memory. This leads to the task
graph shown in Figure 12. We use this graph as input for the simulations
and run the scheduling and mapping heuristics presented in Section 5.
As for the experiments, we extend the previous study developed for par-
allel stencil applications in [13] and provide a deep-memory implementation
of the 1D Gauss-Seidel kernel for the KNL architecture. First, we copy tiles
to migrate input and output data between slow and fast memory. Then,
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Figure 12: 1D stencil task graph, where t is the iteration index, i is the tile
index, and m is the size of one tile.
migration tasks and work tasks are pipelined, so that for a given iteration,
three batches of tasks are executing concurrently: prefetching of future tiles
in fast memory, computing on tiles already prefetched, and flushing of com-





i−1 in parallel, as in the classical wavefront execution
of the dependence graph in Figure 12.
For the experiments, the parameters of the benchmark were the follow-
ing: (i) input array of 64 GBytes; (ii) tiles of size 32 MBytes: (iii) 64 cores
at 1.4 GHz; and (iv) 64 threads used. We vary the CCR by increasing the
amount of operations done per tile.
7.2 Results
For the benchmark runs, the platform is running CentOS 7.2, and experi-
ments were repeated 10 times for accuracy. Figure 13 gives the performance
of the benchmark against a baseline running entirely in slow memory with
64 threads. Figure 14 reports the results of the simulations for the same
task graph, using the best heuristic CP +MemFair, on 64 threads.
We observe quite a good concordance between the experiments and the
simulations. In both cases, the performance of the application is greatly
increased when using the overlapping scheme and fast memory access. For
small values of the CCR, the execution time is divided by half. Then the
gain starts to decrease when the CCR reaches the value 2, until reaching
a threshold where there is no gain left. This is expected: the threshold is
reached when the cost of computations becomes higher than the transfer
time of a whole tile from slow memory. We have a discrepancy here, since
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Figure 13: Performance of a 1D stencil running on a KNL with 64 threads.
the threshold value is 10 for the experiments and 5 for the simulations. Still,
both plots nicely demonstrate the impact of the CCR, and the possibility to
gain performance when the CCR is low, hence when access to slow memory
is the bottleneck.
8 Conclusion
In this paper, we address the problem of scheduling task graphs onto deep-
memory architectures such as the Intel KNL. In addition to the traditional
problems of ordering the tasks and mapping them onto processors, a key de-
cision in the scheduling process is to decide which proportion of fast memory
should be assigned to each task. We provide a complete and realistic per-
formance model for the execution of workflows on dual-memory systems, as
well as several polynomial-time heuristics for both scheduling and memory
mapping. These heuristics have been tested through extensive simulations,
and were shown to outperform the baseline strategies, thereby demonstrat-
ing the importance of a good memory mapping policy. These results also
demonstrate that the KNL cache mode can be outperformed by a customized
memory mapping. We also conducted actual experiments on a KNL plat-
form with a 1D Gauss-Seidel computational kernel, and compared the actual
performance of a tuned memory mapping with that of the heuristics in sim-
ulation, thereby demonstrating the accuracy of the model and bringing an-
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Figure 14: Performance of a 1D stencil according to the model, with 64
threads.
other practical proof of the importance of a fine-tuned memory management
of the fast memory.
Future work will be devoted to extending simulations on other kinds of
workflow graphs, such as fork-join graphs, and to extend the model in order
to allow for moving data across both memory types. This is a challenging
endeavor, because it requires to decide which data blocks to move, and
when to move them, while other tasks are executing. Also, we would like to
conduct additional experiments with more complicated workflows, such as
those arising from dense or sparse linear factorizations in numerical linear
algebra. All this future work will rely on the model and results of this
paper, which represent a first yet crucial step towards a full understanding
of scheduling problems on deep-memory architectures.
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